Files
@ 95e39e5412bd
Branch filter:
Location: vmkdrivers/vmkdrivers/src_9/drivers/net/bnx2x/bnx2x_self_test.c
95e39e5412bd
88.8 KiB
text/x-csrc
ESXi-6.0-GA
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 | /*
* Copyright (c) 2009-2014 QLogic Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, version 2,
* as published by the Free Software Foundation (the "GPL").
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php,
* or by writing to the Free Software Foundation, Inc., 59 Temple Place -
* Suite 330, Boston, MA 02111-1307, USA.
*
* Maintained by: Eilon Greenstein <eilong@broadcom.com>
* Written by: Ariel Elior <ariele@broadcom.com>
*/
/* self test */
#include <linux/kernel.h>
#include <linux/netdevice.h>
#include "bnx2x.h"
/*statistics and error reporting*/
static int idle_chk_errors;
static int idle_chk_warnings;
/* masks for all chip types */
static int is_e1;
static int is_e1h;
static int is_e2;
static int is_e3a0;
static int is_e3b0;
#define NA 0xCD
#define IDLE_CHK_E1 0x01
#define IDLE_CHK_E1H 0x02
#define IDLE_CHK_E2 0x04
#define IDLE_CHK_E3A0 0x08
#define IDLE_CHK_E3B0 0x10
#define IDLE_CHK_ERROR 1
#define IDLE_CHK_ERROR_NO_TRAFFIC 2
#define IDLE_CHK_WARNING 3
#define MAX_FAIL_MSG 256
/*struct for the argument list for a predicate in the self test database*/
struct st_pred_args {
u32 val1; /* value read from first register*/
u32 val2; /* value read from second register, if applicable */
u32 imm1; /* 1st value in predicate condition, left-to-right */
u32 imm2; /* 2nd value in predicate condition, left-to-right */
u32 imm3; /* 3rd value in predicate condition, left-to-right */
u32 imm4; /* 4th value in predicate condition, left-to-right */
};
/*struct representing self test record - a single test*/
struct st_record {
u8 chip_mask;
u8 macro;
u32 reg1;
u32 reg2;
u16 loop;
u16 incr;
int(*predicate)(struct st_pred_args *);
u32 reg3;
u8 severity;
char *failMsg;
struct st_pred_args pred_args;
};
/* predicates for self test */
static int peq(struct st_pred_args *args)
{
return (args->val1 == args->imm1);
}
static int pneq(struct st_pred_args *args)
{
return (args->val1 != args->imm1);
}
static int pand_neq(struct st_pred_args *args)
{
return ((args->val1 & args->imm1) != args->imm2);
}
static int pand_neq_x2(struct st_pred_args *args)
{
return (((args->val1 & args->imm1) != args->imm2) &&
((args->val1 & args->imm3) != args->imm4));
}
static int pneq_err(struct st_pred_args *args)
{
return ((args->val1 != args->imm1) && (idle_chk_errors > args->imm2));
}
static int pgt(struct st_pred_args *args)
{
return (args->val1 > args->imm1);
}
static int pneq_r2(struct st_pred_args *args)
{
return (args->val1 != args->val2);
}
static int plt_sub_r2(struct st_pred_args *args)
{
return (args->val1 < (args->val2 - args->imm1));
}
static int pne_sub_r2(struct st_pred_args *args)
{
return (args->val1 != (args->val2 - args->imm1));
}
static int prsh_and_neq(struct st_pred_args *args)
{
return (((args->val1 >> args->imm1) & args->imm2) != args->imm3);
}
static int peq_neq_r2(struct st_pred_args *args)
{
return ((args->val1 == args->imm1) && (args->val2 != args->imm2));
}
static int peq_neq_neq_r2(struct st_pred_args *args)
{
return ((args->val1 == args->imm1) && (args->val2 != args->imm2) &&
(args->val2 != args->imm3));
}
/*handle self test fails according to severity and type*/
static void bnx2x_self_test_log(struct bnx2x *bp, u8 severity, char *message)
{
switch (severity) {
case IDLE_CHK_ERROR:
BNX2X_ERR("ERROR %s", message);
idle_chk_errors++;
break;
case IDLE_CHK_ERROR_NO_TRAFFIC:
DP(NETIF_MSG_HW, "INFO %s", message);
break;
case IDLE_CHK_WARNING:
DP(NETIF_MSG_HW, "WARNING %s", message);
idle_chk_warnings++;
break;
}
}
/*specific test for QM rd/wr pointers and rd/wr banks*/
static void bnx2x_idle_chk6(struct bnx2x *bp,
struct st_record *rec, char *message)
{
int i;
u32 rd_ptr, wr_ptr, rd_bank, wr_bank;
for (i = 0; i < rec->loop; i++) {
/* read regs */
rec->pred_args.val1 =
REG_RD(bp, rec->reg1 + i * rec->incr);
rec->pred_args.val2 =
REG_RD(bp, rec->reg1 + i * rec->incr + 4);
/* calc read and write pointers */
rd_ptr = ((rec->pred_args.val1 & 0x3FFFFFC0) >> 6);
wr_ptr = ((((rec->pred_args.val1 & 0xC0000000) >> 30) & 0x3) |
((rec->pred_args.val2 & 0x3FFFFF) << 2));
/* perfrom pointer test */
if (rd_ptr != wr_ptr) {
snprintf(message, MAX_FAIL_MSG, "QM: PTRTBL entry %d"
"- rd_ptr is not equal to wr_ptr. Values are 0x%x and"
" 0x%x\n", i, rd_ptr, wr_ptr);
bnx2x_self_test_log(bp, rec->severity, message);
}
/* calculate read and write banks */
rd_bank = ((rec->pred_args.val1 & 0x30) >> 4);
wr_bank = (rec->pred_args.val1 & 0x03);
/* perform bank test */
if (rd_bank != wr_bank) {
snprintf(message, MAX_FAIL_MSG, "QM: PTRTBL entry"
"%d - rd_bank is not equal to wr_bank. Values are 0x%x"
"0x%x\n", i, rd_bank, wr_bank);
bnx2x_self_test_log(bp, rec->severity, message);
}
}
}
/* specific test for cfc info ram and cid cam*/
static void bnx2x_idle_chk7(struct bnx2x *bp,
struct st_record *rec, char *message)
{
/* declartaions */
int i;
/* iterate through lcids */
for (i = 0; i < rec->loop; i++) {
/* make sure cam entry is valid (bit 0) */
if ((REG_RD(bp, (rec->reg2 + i*4)) & 0x1) != 0x1)
continue;
/* get connection type (multiple reads due to widebus) */
REG_RD(bp, (rec->reg1 + i * rec->incr));
REG_RD(bp, (rec->reg1 + i * rec->incr + 4));
rec->pred_args.val1 =
REG_RD(bp, (rec->reg1 + i * rec->incr + 8));
REG_RD(bp, (rec->reg1 + i * rec->incr + 12));
/* obtain connection type */
if (is_e1 || is_e1h) {
/* E1 E1H (bits 4..7) */
rec->pred_args.val1 &= 0x78;
rec->pred_args.val1 >>= 3;
} else {
/* E2 E3A0 E3B0 (bits 26..29) */
rec->pred_args.val1 &= 0x1E000000;
rec->pred_args.val1 >>= 25;
}
/* get activity counter value */
rec->pred_args.val2 = REG_RD(bp, rec->reg3 + i * 4);
/* validate ac value is legal for con_type at idle state */
if (rec->predicate(&rec->pred_args)) {
snprintf(message, MAX_FAIL_MSG, "%s. Values are "
"0x%x 0x%x\n", rec->failMsg,
rec->pred_args.val1, rec->pred_args.val2);
bnx2x_self_test_log(bp, rec->severity, message);
}
}
}
/* struct holding the database of self test checks (registers and predicates) */
/* lines start from 2 since line 1 is heading in csv*/
#define ST_DB_LINES 467
static struct st_record st_database[ST_DB_LINES] = {
/*line 2*/{(0x3), 1, 0x2114,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: ucorr_err_status is not 0",
{NA, NA, 0x0FF010, 0, NA, NA} },
/*line 3*/{(0x3), 1, 0x2114,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PCIE: ucorr_err_status - Unsupported request error",
{NA, NA, 0x100000, 0, NA, NA} },
/*line 4*/{(0x3), 1, 0x2120,
NA, 1, 0, pand_neq_x2,
NA, IDLE_CHK_WARNING,
"PCIE: corr_err_status is not 0x2000",
{NA, NA, 0x31C1, 0x2000, 0x31C1, 0} },
/*line 5*/{(0x3), 1, 0x2814,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: attentions register is not 0x40100",
{NA, NA, ~0x40100, 0, NA, NA} },
/*line 6*/{(0x2), 1, 0x281c,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: attentions register is not 0x40040100",
{NA, NA, ~0x40040100, 0, NA, NA} },
/*line 7*/{(0x2), 1, 0x2820,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: attentions register is not 0x40040100",
{NA, NA, ~0x40040100, 0, NA, NA} },
/*line 8*/{(0x3), 1, PXP2_REG_PGL_EXP_ROM2,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: There are outstanding read requests. Not all completios have "
"arrived for read requests on tags that are marked with 0",
{NA, NA, 0xffffffff, NA, NA, NA} },
/*line 9*/{(0x3), 2, 0x212c,
NA, 4, 4, pneq_err,
NA, IDLE_CHK_WARNING,
"PCIE: error packet header is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 10*/{(0x1C), 1, 0x2104,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: ucorr_err_status is not 0",
{NA, NA, 0x0FD010, 0, NA, NA} },
/*line 11*/{(0x1C), 1, 0x2104,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PCIE: ucorr_err_status - Unsupported request error",
{NA, NA, 0x100000, 0, NA, NA} },
/*line 12*/{(0x1C), 1, 0x2104,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PCIE: ucorr_err_status - Flow Control Protocol Error",
{NA, NA, 0x2000, 0, NA, NA} },
/*line 13*/{(0x1C), 1, 0x2110,
NA, 1, 0, pand_neq_x2,
NA, IDLE_CHK_WARNING,
"PCIE: corr_err_status is not 0x2000",
{NA, NA, 0x31C1, 0x2000, 0x31C1, 0} },
/*line 14*/{(0x1C), 1, 0x2814,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PCIE: TTX_BRIDGE_FORWARD_ERR - Received master request while BME was "
"0",
{NA, NA, 0x2000000, 0, NA, NA} },
/*line 15*/{(0x1C), 1, 0x2814,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: Func 0 1: attentions register is not 0x2040902",
{NA, NA, ~0x2040902, 0, NA, NA} },
/*line 16*/{(0x1C), 1, 0x2854,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: Func 2 3 4: attentions register is not 0x10240902",
{NA, NA, ~0x10240902, 0, NA, NA} },
/*line 17*/{(0x1C), 1, 0x285c,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: Func 5 6 7: attentions register is not 0x10240902",
{NA, NA, ~0x10240902, 0, NA, NA} },
/*line 18*/{(0x18), 1, 0x3040,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"PCIE: Overflow in DLP2TLP buffer",
{NA, NA, 0x2, 0, NA, NA} },
/*line 19*/{(0x1C), 1, PXP2_REG_PGL_EXP_ROM2,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: There are outstanding read requests for tags 0-31. Not all "
"completios have arrived for read requests on tags that are marked "
"with 0",
{NA, NA, 0xffffffff, NA, NA, NA} },
/*line 20*/{(0x1C), 2, 0x211c,
NA, 4, 4, pneq_err,
NA, IDLE_CHK_WARNING,
"PCIE: error packet header is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 21*/{(0x1C), 1, PGLUE_B_REG_INCORRECT_RCV_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PGLUE_B: Packet received from PCIe not according to the rules",
{NA, NA, 0, NA, NA, NA} },
/*line 22*/{(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_31_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: was_error for VFs 0-31 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 23*/{(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_63_32,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: was_error for VFs 32-63 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 24*/{(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_95_64,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: was_error for VFs 64-95 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 25*/{(0x1C), 1, PGLUE_B_REG_WAS_ERROR_VF_127_96,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: was_error for VFs 96-127 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 26*/{(0x1C), 1, PGLUE_B_REG_WAS_ERROR_PF_7_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: was_error for PFs 0-7 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 27*/{(0x1C), 1, PGLUE_B_REG_RX_ERR_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Completion received with error. (2:0) - PFID. (3) - "
"VF_VALID. (9:4) - VFID. (11:10) - Error code : 0 - Completion Timeout "
"; 1 - Unsupported Request; 2 - Completer Abort. (12) - valid bit",
{NA, NA, 0, NA, NA, NA} },
/*line 28*/{(0x1C), 1, PGLUE_B_REG_RX_TCPL_ERR_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: ATS TCPL received with error. (2:0) - PFID. (3) - VF_VALID. "
"(9:4) - VFID. (11:10) - Error code : 0 - Completion Timeout ; 1 - "
"Unsupported Request; 2 - Completer Abort. (16:12) - OTB Entry ID. "
"(17) - valid bit",
{NA, NA, 0, NA, NA, NA} },
/*line 29*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_ADD_31_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master write. Address(31:0) is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 30*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_ADD_63_32,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master write. Address(63:32) is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 31*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master write. Error details register is not 0. "
"(4:0) VQID. (23:21) - PFID. (24) - VF_VALID. (30:25) - VFID",
{NA, NA, 0, NA, NA, NA} },
/*line 32*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_WR_DETAILS2,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master write. Error details 2nd register is not 0. "
"(21) - was_error set; (22) - BME cleared; (23) - FID_enable cleared; "
"(24) - VF with parent PF FLR_request or IOV_disable_request",
{NA, NA, 0, NA, NA, NA} },
/*line 33*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_ADD_31_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE: Error in master read address(31:0) is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 34*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_ADD_63_32,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master read address(63:32) is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 35*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master read Error details register is not 0. (4:0) "
"VQID. (23:21) - PFID. (24) - VF_VALID. (30:25) - VFID",
{NA, NA, 0, NA, NA, NA} },
/*line 36*/{(0x1C), 1, PGLUE_B_REG_TX_ERR_RD_DETAILS2,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Error in master read Error details 2nd register is not 0. "
"(21) - was_error set; (22) - BME cleared; (23) - FID_enable cleared; "
"(24) - VF with parent PF FLR_request or IOV_disable_request",
{NA, NA, 0, NA, NA, NA} },
/*line 37*/{(0x1C), 1, PGLUE_B_REG_VF_LENGTH_VIOLATION_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Target VF length violation access",
{NA, NA, 0, NA, NA, NA} },
/*line 38*/{(0x1C), 1, PGLUE_B_REG_VF_GRC_SPACE_VIOLATION_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Target VF GRC space access failed permission check",
{NA, NA, 0, NA, NA, NA} },
/*line 39*/{(0x1C), 1, PGLUE_B_REG_TAGS_63_32,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: There are outstanding read requests for tags 32-63. Not all "
"completios have arrived for read requests on tags that are marked "
"with 0",
{NA, NA, 0xffffffff, NA, NA, NA} },
/*line 40*/{(0x1C), 3, PXP_REG_HST_VF_DISABLED_ERROR_VALID,
PXP_REG_HST_VF_DISABLED_ERROR_DATA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: Access to disabled VF took place",
{NA, NA, 0, NA, NA, NA} },
/*line 41*/{(0x1C), 1, PXP_REG_HST_PER_VIOLATION_VALID,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: Zone A permission violation occurred",
{NA, NA, 0, NA, NA, NA} },
/*line 42*/{(0x1C), 1, PXP_REG_HST_INCORRECT_ACCESS_VALID,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: Incorrect transaction took place",
{NA, NA, 0, NA, NA, NA} },
/*line 43*/{(0x1C), 1, PXP2_REG_RD_CPL_ERR_DETAILS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: Completion received with error. Error details register is not "
"0. (15:0) - ECHO. (28:16) - Sub Request length plus start_offset_2_0 "
"minus 1",
{NA, NA, 0, NA, NA, NA} },
/*line 44*/{(0x1C), 1, PXP2_REG_RD_CPL_ERR_DETAILS2,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: Completion received with error. Error details 2nd register is "
"not 0. (4:0) - VQ ID. (8:5) - client ID. (9) - valid bit",
{NA, NA, 0, NA, NA, NA} },
/*line 45*/{(0x1F), 1, PXP2_REG_RQ_VQ0_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ0 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 46*/{(0x1F), 1, PXP2_REG_RQ_VQ1_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ1 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 47*/{(0x1F), 1, PXP2_REG_RQ_VQ2_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ2 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 48*/{(0x1F), 1, PXP2_REG_RQ_VQ3_ENTRY_CNT,
NA, 1, 0, pgt,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ3 is not empty",
{NA, NA, 2, NA, NA, NA} },
/*line 49*/{(0x1F), 1, PXP2_REG_RQ_VQ4_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ4 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 50*/{(0x1F), 1, PXP2_REG_RQ_VQ5_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ5 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 51*/{(0x1F), 1, PXP2_REG_RQ_VQ6_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ6 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 52*/{(0x1F), 1, PXP2_REG_RQ_VQ7_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ7 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 53*/{(0x1F), 1, PXP2_REG_RQ_VQ8_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ8 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 54*/{(0x1F), 1, PXP2_REG_RQ_VQ9_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ9 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 55*/{(0x1F), 1, PXP2_REG_RQ_VQ10_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ10 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 56*/{(0x1F), 1, PXP2_REG_RQ_VQ11_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ11 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 57*/{(0x1F), 1, PXP2_REG_RQ_VQ12_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ12 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 58*/{(0x1F), 1, PXP2_REG_RQ_VQ13_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ13 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 59*/{(0x1F), 1, PXP2_REG_RQ_VQ14_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ14 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 60*/{(0x1F), 1, PXP2_REG_RQ_VQ15_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ15 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 61*/{(0x1F), 1, PXP2_REG_RQ_VQ16_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ16 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 62*/{(0x1F), 1, PXP2_REG_RQ_VQ17_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ17 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 63*/{(0x1F), 1, PXP2_REG_RQ_VQ18_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ18 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 64*/{(0x1F), 1, PXP2_REG_RQ_VQ19_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ19 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 65*/{(0x1F), 1, PXP2_REG_RQ_VQ20_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ20 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 66*/{(0x1F), 1, PXP2_REG_RQ_VQ21_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ21 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 67*/{(0x1F), 1, PXP2_REG_RQ_VQ22_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ22 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 68*/{(0x1F), 1, PXP2_REG_RQ_VQ23_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ23 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 69*/{(0x1F), 1, PXP2_REG_RQ_VQ24_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ24 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 70*/{(0x1F), 1, PXP2_REG_RQ_VQ25_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ25 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 71*/{(0x1F), 1, PXP2_REG_RQ_VQ26_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ26 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 72*/{(0x1F), 1, PXP2_REG_RQ_VQ27_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ27 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 73*/{(0x1F), 1, PXP2_REG_RQ_VQ28_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ28 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 74*/{(0x1F), 1, PXP2_REG_RQ_VQ29_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ29 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 75*/{(0x1F), 1, PXP2_REG_RQ_VQ30_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ30 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 76*/{(0x1F), 1, PXP2_REG_RQ_VQ31_ENTRY_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: VQ31 is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 77*/{(0x1F), 1, PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: rq_ufifo_num_of_entry is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 78*/{(0x1F), 1, PXP2_REG_RQ_RBC_DONE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: rq_rbc_done is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 79*/{(0x1F), 1, PXP2_REG_RQ_CFG_DONE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: rq_cfg_done is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 80*/{(0x3), 1, PXP2_REG_PSWRQ_BW_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: rq_read_credit and rq_write_credit are not 3",
{NA, NA, 0x1B, NA, NA, NA} },
/*line 81*/{(0x1F), 1, PXP2_REG_RD_START_INIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: rd_start_init is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 82*/{(0x1F), 1, PXP2_REG_RD_INIT_DONE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: rd_init_done is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 83*/{(0x1F), 3, PXP2_REG_RD_SR_CNT,
PXP2_REG_RD_SR_NUM_CFG, 1, 0, pne_sub_r2,
NA, IDLE_CHK_WARNING,
"PXP2: rd_sr_cnt is not equal to rd_sr_num_cfg",
{NA, NA, 1, NA, NA, NA} },
/*line 84*/{(0x1F), 3, PXP2_REG_RD_BLK_CNT,
PXP2_REG_RD_BLK_NUM_CFG, 1, 0, pneq_r2,
NA, IDLE_CHK_WARNING,
"PXP2: rd_blk_cnt is not equal to rd_blk_num_cfg",
{NA, NA, NA, NA, NA, NA} },
/*line 85*/{(0x1F), 3, PXP2_REG_RD_SR_CNT,
PXP2_REG_RD_SR_NUM_CFG, 1, 0, plt_sub_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: There are more than two unused SRs",
{NA, NA, 3, NA, NA, NA} },
/*line 86*/{(0x1F), 3, PXP2_REG_RD_BLK_CNT,
PXP2_REG_RD_BLK_NUM_CFG, 1, 0, plt_sub_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: There are more than two unused blocks",
{NA, NA, 2, NA, NA, NA} },
/*line 87*/{(0x1F), 1, PXP2_REG_RD_PORT_IS_IDLE_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: P0 All delivery ports are not idle",
{NA, NA, 1, NA, NA, NA} },
/*line 88*/{(0x1F), 1, PXP2_REG_RD_PORT_IS_IDLE_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: P1 All delivery ports are not idle",
{NA, NA, 1, NA, NA, NA} },
/*line 89*/{(0x1F), 2, PXP2_REG_RD_ALMOST_FULL_0,
NA, 11, 4, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: rd_almost_full is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 90*/{(0x1F), 1, PXP2_REG_RD_DISABLE_INPUTS ,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: PSWRD inputs are disabled",
{NA, NA, 0, NA, NA, NA} },
/*line 91*/{(0x1F), 1, PXP2_REG_HST_HEADER_FIFO_STATUS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: HST header FIFO status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 92*/{(0x1F), 1, PXP2_REG_HST_DATA_FIFO_STATUS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: HST data FIFO status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 93*/{(0x3), 1, PXP2_REG_PGL_WRITE_BLOCKED,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: pgl_write_blocked is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 94*/{(0x3), 1, PXP2_REG_PGL_READ_BLOCKED,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: pgl_read_blocked is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 95*/{(0x1C), 1, PXP2_REG_PGL_WRITE_BLOCKED,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: pgl_write_blocked is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 96*/{(0x1C), 1, PXP2_REG_PGL_READ_BLOCKED,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: pgl_read_blocked is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 97*/{(0x1F), 1, PXP2_REG_PGL_TXW_CDTS,
NA, 1, 0, prsh_and_neq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PXP2: There is data which is ready",
{NA, NA, 17, 1, 0, NA} },
/*line 98*/{(0x1F), 1, PXP_REG_HST_ARB_IS_IDLE,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: HST arbiter is not idle",
{NA, NA, 1, NA, NA, NA} },
/*line 99*/{(0x1F), 1, PXP_REG_HST_CLIENTS_WAITING_TO_ARB,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: HST one of the clients is waiting for delivery",
{NA, NA, 0, NA, NA, NA} },
/*line 100*/{(0x1E), 1, PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: HST Close the gates: Discarding internal writes",
{NA, NA, 0, NA, NA, NA} },
/*line 101*/{(0x1E), 1, PXP_REG_HST_DISCARD_DOORBELLS_STATUS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: HST Close the gates: Discarding doorbells",
{NA, NA, 0, NA, NA, NA} },
/*line 102*/{(0x1C), 1, PXP2_REG_RQ_GARB,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PXP2: PSWRQ Close the gates is asserted. Check AEU AFTER_INVERT "
"registers for parity errors",
{NA, NA, 0x1000, 0, NA, NA} },
/*line 103*/{(0x1F), 1, DMAE_REG_GO_C0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 0 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 104*/{(0x1F), 1, DMAE_REG_GO_C1,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 1 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 105*/{(0x1F), 1, DMAE_REG_GO_C2,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 2 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 106*/{(0x1F), 1, DMAE_REG_GO_C3,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 3 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 107*/{(0x1F), 1, DMAE_REG_GO_C4,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 4 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 108*/{(0x1F), 1, DMAE_REG_GO_C5,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 5 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 109*/{(0x1F), 1, DMAE_REG_GO_C6,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 6 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 110*/{(0x1F), 1, DMAE_REG_GO_C7,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 7 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 111*/{(0x1F), 1, DMAE_REG_GO_C8,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 8 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 112*/{(0x1F), 1, DMAE_REG_GO_C9,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 9 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 113*/{(0x1F), 1, DMAE_REG_GO_C10,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 10 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 114*/{(0x1F), 1, DMAE_REG_GO_C11,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 11 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 115*/{(0x1F), 1, DMAE_REG_GO_C12,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 12 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 116*/{(0x1F), 1, DMAE_REG_GO_C13,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 13 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 117*/{(0x1F), 1, DMAE_REG_GO_C14,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 14 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 118*/{(0x1F), 1, DMAE_REG_GO_C15,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DMAE: command 15 go is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 119*/{(0x1F), 1, CFC_REG_ERROR_VECTOR,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CFC: error vector is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 120*/{(0x1F), 1, CFC_REG_NUM_LCIDS_ARRIVING,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CFC: number of arriving LCIDs is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 121*/{(0x1F), 1, CFC_REG_NUM_LCIDS_ALLOC,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CFC: number of alloc LCIDs is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 122*/{(0x1F), 1, CFC_REG_NUM_LCIDS_LEAVING,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CFC: number of leaving LCIDs is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 123*/{(0x1F), 7, CFC_REG_INFO_RAM,
CFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_neq_r2,
CFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,
"CFC: AC is neither 0 nor 2 on connType 0 (ETH)",
{NA, NA, 0, 0, 2, NA} },
/*line 124*/{(0x1F), 7, CFC_REG_INFO_RAM,
CFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_r2,
CFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,
"CFC: AC is not 0 on connType 1 (TOE)",
{NA, NA, 1, 0, NA, NA} },
/*line 125*/{(0x1F), 7, CFC_REG_INFO_RAM,
CFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_r2,
CFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,
"CFC: AC is not 0 on connType 3 (iSCSI)",
{NA, NA, 3, 0, NA, NA} },
/*line 126*/{(0x1F), 7, CFC_REG_INFO_RAM,
CFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE >> 4), 16, peq_neq_r2,
CFC_REG_ACTIVITY_COUNTER, IDLE_CHK_ERROR_NO_TRAFFIC,
"CFC: AC is not 0 on connType 4 (FCoE)",
{NA, NA, 4, 0, NA, NA} },
/*line 127*/{(0x1F), 2, QM_REG_QTASKCTR_0,
NA, 64, 4, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Queue is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 128*/{(0xF), 3, QM_REG_VOQCREDIT_0,
QM_REG_VOQINITCREDIT_0, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_0, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 129*/{(0xF), 3, QM_REG_VOQCREDIT_1,
QM_REG_VOQINITCREDIT_1, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_1, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 130*/{(0xF), 3, QM_REG_VOQCREDIT_4,
QM_REG_VOQINITCREDIT_4, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_4, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 131*/{(0x3), 3, QM_REG_PORT0BYTECRD,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: P0 Byte credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 132*/{(0x3), 3, QM_REG_PORT1BYTECRD,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: P1 Byte credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 133*/{(0x1F), 1, CCM_REG_CAM_OCCUP,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CCM: XX protection CAM is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 134*/{(0x1F), 1, TCM_REG_CAM_OCCUP,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: XX protection CAM is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 135*/{(0x1F), 1, UCM_REG_CAM_OCCUP,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: XX protection CAM is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 136*/{(0x1F), 1, XCM_REG_CAM_OCCUP,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: XX protection CAM is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 137*/{(0x1F), 1, BRB1_REG_NUM_OF_FULL_BLOCKS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"BRB1: BRB is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 138*/{(0x1F), 1, CSEM_REG_SLEEP_THREADS_VALID,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSEM: There are sleeping threads",
{NA, NA, 0, NA, NA, NA} },
/*line 139*/{(0x1F), 1, TSEM_REG_SLEEP_THREADS_VALID,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSEM: There are sleeping threads",
{NA, NA, 0, NA, NA, NA} },
/*line 140*/{(0x1F), 1, USEM_REG_SLEEP_THREADS_VALID,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USEM: There are sleeping threads",
{NA, NA, 0, NA, NA, NA} },
/*line 141*/{(0x1F), 1, XSEM_REG_SLEEP_THREADS_VALID,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSEM: There are sleeping threads",
{NA, NA, 0, NA, NA, NA} },
/*line 142*/{(0x1F), 1, CSEM_REG_SLOW_EXT_STORE_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSEM: External store FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 143*/{(0x1F), 1, TSEM_REG_SLOW_EXT_STORE_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSEM: External store FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 144*/{(0x1F), 1, USEM_REG_SLOW_EXT_STORE_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USEM: External store FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 145*/{(0x1F), 1, XSEM_REG_SLOW_EXT_STORE_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSEM: External store FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 146*/{(0x1F), 1, CSDM_REG_SYNC_PARSER_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSDM: Parser serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 147*/{(0x1F), 1, TSDM_REG_SYNC_PARSER_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSDM: Parser serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 148*/{(0x1F), 1, USDM_REG_SYNC_PARSER_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USDM: Parser serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 149*/{(0x1F), 1, XSDM_REG_SYNC_PARSER_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSDM: Parser serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 150*/{(0x1F), 1, CSDM_REG_SYNC_SYNC_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSDM: Parser SYNC serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 151*/{(0x1F), 1, TSDM_REG_SYNC_SYNC_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSDM: Parser SYNC serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 152*/{(0x1F), 1, USDM_REG_SYNC_SYNC_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USDM: Parser SYNC serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 153*/{(0x1F), 1, XSDM_REG_SYNC_SYNC_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSDM: Parser SYNC serial FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 154*/{(0x1F), 1, CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block",
{NA, NA, 1, NA, NA, NA} },
/*line 155*/{(0x1F), 1, TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block",
{NA, NA, 1, NA, NA, NA} },
/*line 156*/{(0x1F), 1, USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block",
{NA, NA, 1, NA, NA, NA} },
/*line 157*/{(0x1F), 1, XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp block",
{NA, NA, 1, NA, NA, NA} },
/*line 158*/{(0x1F), 1, DORQ_REG_DQ_FILL_LVLF,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DORQ: DORQ queue is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 159*/{(0x1F), 1, CFC_REG_CFC_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CFC: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 160*/{(0x1F), 1, CDU_REG_CDU_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CDU: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 161*/{(0x1F), 1, CCM_REG_CCM_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 162*/{(0x1F), 1, TCM_REG_TCM_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 163*/{(0x1F), 1, UCM_REG_UCM_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 164*/{(0x1F), 1, XCM_REG_XCM_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 165*/{(0xF), 1, PBF_REG_PBF_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PBF: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 166*/{(0x1F), 1, TM_REG_TM_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TIMERS: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 167*/{(0x1F), 1, DORQ_REG_DORQ_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"DORQ: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 168*/{(0x1F), 1, SRC_REG_SRC_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"SRCH: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 169*/{(0x1F), 1, PRS_REG_PRS_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PRS: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 170*/{(0x1F), 1, BRB1_REG_BRB1_INT_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"BRB1: Interrupt status is not 0",
{NA, NA, ~0xFC00, 0, NA, NA} },
/*line 171*/{(0x1F), 1, GRCBASE_XPB + PB_REG_PB_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XPB: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 172*/{(0x1F), 1, GRCBASE_UPB + PB_REG_PB_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UPB: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 173*/{(0x1), 1, PXP2_REG_PXP2_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: Interrupt status 0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 174*/{(0x1E), 1, PXP2_REG_PXP2_INT_STS_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: Interrupt status 0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 175*/{(0x1E), 1, PXP2_REG_PXP2_INT_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: Interrupt status 1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 176*/{(0x1F), 1, QM_REG_QM_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 177*/{(0x1F), 1, PXP_REG_PXP_INT_STS_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: P0 Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 178*/{(0x1F), 1, PXP_REG_PXP_INT_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: P1 Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 179*/{(0x1C), 1, PGLUE_B_REG_PGLUE_B_INT_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: Interrupt status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 180*/{(0x1F), 1, DORQ_REG_RSPA_CRD_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DORQ: Credit to XCM is not full",
{NA, NA, 2, NA, NA, NA} },
/*line 181*/{(0x1F), 1, DORQ_REG_RSPB_CRD_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"DORQ: Credit to UCM is not full",
{NA, NA, 2, NA, NA, NA} },
/*line 182*/{(0x3), 1, QM_REG_VOQCRDERRREG,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: Credit error register is not 0 (byte or credit "
"overflow/underflow)",
{NA, NA, 0, NA, NA, NA} },
/*line 183*/{(0x1F), 1, DORQ_REG_DQ_FULL_ST,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"DORQ: DORQ queue is full",
{NA, NA, 0, NA, NA, NA} },
/*line 184*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_1_FUNC_0,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"AEU: P0 AFTER_INVERT_1 is not 0",
{NA, NA, ~0xCFFC, 0, NA, NA} },
/*line 185*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_2_FUNC_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"AEU: P0 AFTER_INVERT_2 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 186*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_3_FUNC_0,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"AEU: P0 AFTER_INVERT_3 is not 0",
{NA, NA, ~0xFFFF0000, 0, NA, NA} },
/*line 187*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_4_FUNC_0,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"AEU: P0 AFTER_INVERT_4 is not 0",
{NA, NA, ~0x801FFFFF, 0, NA, NA} },
/*line 188*/{(0x3), 1, MISC_REG_AEU_AFTER_INVERT_1_FUNC_1,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"AEU: P1 AFTER_INVERT_1 is not 0",
{NA, NA, ~0xCFFC, 0, NA, NA} },
/*line 189*/{(0x3), 1, MISC_REG_AEU_AFTER_INVERT_2_FUNC_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"AEU: P1 AFTER_INVERT_2 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 190*/{(0x3), 1, MISC_REG_AEU_AFTER_INVERT_3_FUNC_1,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"AEU: P1 AFTER_INVERT_3 is not 0",
{NA, NA, ~0xFFFF0000, 0, NA, NA} },
/*line 191*/{(0x3), 1, MISC_REG_AEU_AFTER_INVERT_4_FUNC_1,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"AEU: P1 AFTER_INVERT_4 is not 0",
{NA, NA, ~0x801FFFFF, 0, NA, NA} },
/*line 192*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_1_MCP,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"AEU: MCP AFTER_INVERT_1 is not 0",
{NA, NA, ~0xCFFC, 0, NA, NA} },
/*line 193*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_2_MCP,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"AEU: MCP AFTER_INVERT_2 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 194*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_3_MCP,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"AEU: MCP AFTER_INVERT_3 is not 0",
{NA, NA, ~0xFFFF0000, 0, NA, NA} },
/*line 195*/{(0x1F), 1, MISC_REG_AEU_AFTER_INVERT_4_MCP,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"AEU: MCP AFTER_INVERT_4 is not 0",
{NA, NA, ~0x801FFFFF, 0, NA, NA} },
/*line 196*/{(0xF), 5, PBF_REG_P0_CREDIT,
PBF_REG_P0_INIT_CRD, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_P0, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: P0 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 197*/{(0xF), 5, PBF_REG_P1_CREDIT,
PBF_REG_P1_INIT_CRD, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_P1, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: P1 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 198*/{(0xF), 3, PBF_REG_P4_CREDIT,
PBF_REG_P4_INIT_CRD, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: P4 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 199*/{(0x10), 5, PBF_REG_CREDIT_Q0,
PBF_REG_INIT_CRD_Q0, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_Q0, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q0 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 200*/{(0x10), 5, PBF_REG_CREDIT_Q1,
PBF_REG_INIT_CRD_Q1, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_Q1, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q1 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 201*/{(0x10), 5, PBF_REG_CREDIT_Q2,
PBF_REG_INIT_CRD_Q2, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_Q2, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q2 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 202*/{(0x10), 5, PBF_REG_CREDIT_Q3,
PBF_REG_INIT_CRD_Q3, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_Q3, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q3 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 203*/{(0x10), 5, PBF_REG_CREDIT_Q4,
PBF_REG_INIT_CRD_Q4, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_Q4, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q4 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 204*/{(0x10), 5, PBF_REG_CREDIT_Q5,
PBF_REG_INIT_CRD_Q5, 1, 0, pneq_r2,
PBF_REG_DISABLE_NEW_TASK_PROC_Q5, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q5 credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 205*/{(0x10), 3, PBF_REG_CREDIT_LB_Q,
PBF_REG_INIT_CRD_LB_Q, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: LB Q credit is not equal to init_crd",
{NA, NA, NA, NA, NA, NA} },
/*line 206*/{(0xF), 1, PBF_REG_P0_TASK_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: P0 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 207*/{(0xF), 1, PBF_REG_P1_TASK_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: P1 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 208*/{(0xF), 1, PBF_REG_P4_TASK_CNT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: P4 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 209*/{(0x10), 1, PBF_REG_TASK_CNT_Q0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q0 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 210*/{(0x10), 1, PBF_REG_TASK_CNT_Q1,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q1 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 211*/{(0x10), 1, PBF_REG_TASK_CNT_Q2,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q2 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 212*/{(0x10), 1, PBF_REG_TASK_CNT_Q3,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q3 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 213*/{(0x10), 1, PBF_REG_TASK_CNT_Q4,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q4 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 214*/{(0x10), 1, PBF_REG_TASK_CNT_Q5,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: Q5 task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 215*/{(0x10), 1, PBF_REG_TASK_CNT_LB_Q,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PBF: LB Q task_cnt is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 216*/{(0x1F), 1, XCM_REG_CFC_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: CFC_INIT_CRD is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 217*/{(0x1F), 1, UCM_REG_CFC_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: CFC_INIT_CRD is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 218*/{(0x1F), 1, TCM_REG_CFC_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: CFC_INIT_CRD is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 219*/{(0x1F), 1, CCM_REG_CFC_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CCM: CFC_INIT_CRD is not 1",
{NA, NA, 1, NA, NA, NA} },
/*line 220*/{(0x1F), 1, XCM_REG_XQM_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: XQM_INIT_CRD is not 32",
{NA, NA, 32, NA, NA, NA} },
/*line 221*/{(0x1F), 1, UCM_REG_UQM_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: UQM_INIT_CRD is not 32",
{NA, NA, 32, NA, NA, NA} },
/*line 222*/{(0x1F), 1, TCM_REG_TQM_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: TQM_INIT_CRD is not 32",
{NA, NA, 32, NA, NA, NA} },
/*line 223*/{(0x1F), 1, CCM_REG_CQM_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CCM: CQM_INIT_CRD is not 32",
{NA, NA, 32, NA, NA, NA} },
/*line 224*/{(0x1F), 1, XCM_REG_TM_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: TM_INIT_CRD is not 4",
{NA, NA, 4, NA, NA, NA} },
/*line 225*/{(0x1F), 1, UCM_REG_TM_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: TM_INIT_CRD is not 4",
{NA, NA, 4, NA, NA, NA} },
/*line 226*/{(0x1F), 1, XCM_REG_FIC0_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"XCM: FIC0_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 227*/{(0x1F), 1, UCM_REG_FIC0_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: FIC0_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 228*/{(0x1F), 1, TCM_REG_FIC0_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: FIC0_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 229*/{(0x1F), 1, CCM_REG_FIC0_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CCM: FIC0_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 230*/{(0x1F), 1, XCM_REG_FIC1_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: FIC1_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 231*/{(0x1F), 1, UCM_REG_FIC1_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: FIC1_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 232*/{(0x1F), 1, TCM_REG_FIC1_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: FIC1_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 233*/{(0x1F), 1, CCM_REG_FIC1_INIT_CRD,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CCM: FIC1_INIT_CRD is not 64",
{NA, NA, 64, NA, NA, NA} },
/*line 234*/{(0x1), 1, XCM_REG_XX_FREE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: XX_FREE differs from expected 31",
{NA, NA, 31, NA, NA, NA} },
/*line 235*/{(0x1E), 1, XCM_REG_XX_FREE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XCM: XX_FREE differs from expected 32",
{NA, NA, 32, NA, NA, NA} },
/*line 236*/{(0x1F), 1, UCM_REG_XX_FREE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"UCM: XX_FREE differs from expected 27",
{NA, NA, 27, NA, NA, NA} },
/*line 237*/{(0x7), 1, TCM_REG_XX_FREE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: XX_FREE differs from expected 32",
{NA, NA, 32, NA, NA, NA} },
/*line 238*/{(0x18), 1, TCM_REG_XX_FREE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TCM: XX_FREE differs from expected 29",
{NA, NA, 29, NA, NA, NA} },
/*line 239*/{(0x1F), 1, CCM_REG_XX_FREE,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CCM: XX_FREE differs from expected 24",
{NA, NA, 24, NA, NA, NA} },
/*line 240*/{(0x1F), 1, XSEM_REG_FAST_MEMORY + 0x18000,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSEM: FOC0 credit less than initial credit",
{NA, NA, 0, NA, NA, NA} },
/*line 241*/{(0x1F), 1, XSEM_REG_FAST_MEMORY + 0x18040,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSEM: FOC1 credit less than initial credit",
{NA, NA, 24, NA, NA, NA} },
/*line 242*/{(0x1F), 1, XSEM_REG_FAST_MEMORY + 0x18080,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"XSEM: FOC2 credit less than initial credit",
{NA, NA, 12, NA, NA, NA} },
/*line 243*/{(0x1F), 1, USEM_REG_FAST_MEMORY + 0x18000,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USEM: FOC0 credit less than initial credit",
{NA, NA, 26, NA, NA, NA} },
/*line 244*/{(0x1F), 1, USEM_REG_FAST_MEMORY + 0x18040,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USEM: FOC1 credit less than initial credit",
{NA, NA, 78, NA, NA, NA} },
/*line 245*/{(0x1F), 1, USEM_REG_FAST_MEMORY + 0x18080,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USEM: FOC2 credit less than initial credit",
{NA, NA, 16, NA, NA, NA} },
/*line 246*/{(0x1F), 1, USEM_REG_FAST_MEMORY + 0x180C0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"USEM: FOC3 credit less than initial credit",
{NA, NA, 32, NA, NA, NA} },
/*line 247*/{(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x18000,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSEM: FOC0 credit less than initial credit",
{NA, NA, 52, NA, NA, NA} },
/*line 248*/{(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x18040,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSEM: FOC1 credit less than initial credit",
{NA, NA, 24, NA, NA, NA} },
/*line 249*/{(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x18080,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSEM: FOC2 credit less than initial credit",
{NA, NA, 12, NA, NA, NA} },
/*line 250*/{(0x1F), 1, TSEM_REG_FAST_MEMORY + 0x180C0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"TSEM: FOC3 credit less than initial credit",
{NA, NA, 32, NA, NA, NA} },
/*line 251*/{(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x18000,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSEM: FOC0 credit less than initial credit",
{NA, NA, 16, NA, NA, NA} },
/*line 252*/{(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x18040,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSEM: FOC1 credit less than initial credit",
{NA, NA, 18, NA, NA, NA} },
/*line 253*/{(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x18080,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSEM: FOC2 credit less than initial credit",
{NA, NA, 48, NA, NA, NA} },
/*line 254*/{(0x1F), 1, CSEM_REG_FAST_MEMORY + 0x180C0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"CSEM: FOC3 credit less than initial credit",
{NA, NA, 14, NA, NA, NA} },
/*line 255*/{(0x1F), 1, PRS_REG_TSDM_CURRENT_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: TSDM current credit is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 256*/{(0x1F), 1, PRS_REG_TCM_CURRENT_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: TCM current credit is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 257*/{(0x1F), 1, PRS_REG_CFC_LD_CURRENT_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: CFC_LD current credit is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 258*/{(0x1F), 1, PRS_REG_CFC_SEARCH_CURRENT_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: CFC_SEARCH current credit is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 259*/{(0x1F), 1, PRS_REG_SRC_CURRENT_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: SRCH current credit is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 260*/{(0x1F), 1, PRS_REG_PENDING_BRB_PRS_RQ,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: PENDING_BRB_PRS_RQ is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 261*/{(0x1F), 2, PRS_REG_PENDING_BRB_CAC0_RQ,
NA, 5, 4, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: PENDING_BRB_CAC_RQ is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 262*/{(0x1F), 1, PRS_REG_SERIAL_NUM_STATUS_LSB,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: SERIAL_NUM_STATUS_LSB is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 263*/{(0x1F), 1, PRS_REG_SERIAL_NUM_STATUS_MSB,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"PRS: SERIAL_NUM_STATUS_MSB is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 264*/{(0x1F), 1, CDU_REG_ERROR_DATA,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CDU: ERROR_DATA is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 265*/{(0x1F), 1, CCM_REG_STORM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: STORM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 266*/{(0x1F), 1, CCM_REG_CSDM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: CSDM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 267*/{(0x1F), 1, CCM_REG_TSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: TSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 268*/{(0x1F), 1, CCM_REG_XSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: XSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 269*/{(0x1F), 1, CCM_REG_USEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: USEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 270*/{(0x1F), 1, CCM_REG_PBF_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"CCM: PBF declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 271*/{(0x1F), 1, TCM_REG_STORM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: STORM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 272*/{(0x1F), 1, TCM_REG_TSDM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: TSDM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 273*/{(0x1F), 1, TCM_REG_PRS_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: PRS declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 274*/{(0x1F), 1, TCM_REG_PBF_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: PBF declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 275*/{(0x1F), 1, TCM_REG_USEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: USEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 276*/{(0x1F), 1, TCM_REG_CSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"TCM: CSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 277*/{(0x1F), 1, UCM_REG_STORM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: STORM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 278*/{(0x1F), 1, UCM_REG_USDM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: USDM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 279*/{(0x1F), 1, UCM_REG_TSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: TSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 280*/{(0x1F), 1, UCM_REG_CSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: CSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 281*/{(0x1F), 1, UCM_REG_XSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: XSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 282*/{(0x1F), 1, UCM_REG_DORQ_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"UCM: DORQ declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 283*/{(0x1F), 1, XCM_REG_STORM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: STORM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 284*/{(0x1F), 1, XCM_REG_XSDM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: XSDM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 285*/{(0x1F), 1, XCM_REG_TSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: TSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 286*/{(0x1F), 1, XCM_REG_CSEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: CSEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 287*/{(0x1F), 1, XCM_REG_USEM_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: USEM declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 288*/{(0x1F), 1, XCM_REG_DORQ_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: DORQ declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 289*/{(0x1F), 1, XCM_REG_PBF_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: PBF declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 290*/{(0x1F), 1, XCM_REG_NIG0_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: NIG0 declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 291*/{(0x1F), 1, XCM_REG_NIG1_LENGTH_MIS,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"XCM: NIG1 declared message length unequal to actual",
{NA, NA, 0, NA, NA, NA} },
/*line 292*/{(0x1F), 1, QM_REG_XQM_WRC_FIFOLVL,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: XQM wrc_fifolvl is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 293*/{(0x1F), 1, QM_REG_UQM_WRC_FIFOLVL,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: UQM wrc_fifolvl is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 294*/{(0x1F), 1, QM_REG_TQM_WRC_FIFOLVL,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: TQM wrc_fifolvl is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 295*/{(0x1F), 1, QM_REG_CQM_WRC_FIFOLVL,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: CQM wrc_fifolvl is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 296*/{(0x1F), 1, QM_REG_QSTATUS_LOW,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: QSTATUS_LOW is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 297*/{(0x1F), 1, QM_REG_QSTATUS_HIGH,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: QSTATUS_HIGH is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 298*/{(0x1F), 1, QM_REG_PAUSESTATE0,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: PAUSESTATE0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 299*/{(0x1F), 1, QM_REG_PAUSESTATE1,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: PAUSESTATE1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 300*/{(0x1F), 1, QM_REG_OVFQNUM,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: OVFQNUM is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 301*/{(0x1F), 1, QM_REG_OVFERROR,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: OVFERROR is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 302*/{(0x1F), 6, QM_REG_PTRTBL,
NA, 64, 8, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: read and write variables not equal",
{NA, NA, NA, NA, NA, NA} },
/*line 303*/{(0x1F), 1, BRB1_REG_BRB1_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"BRB1: parity status is not 0",
{NA, NA, ~0x8, 0, NA, NA} },
/*line 304*/{(0x1F), 1, CDU_REG_CDU_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"CDU: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 305*/{(0x1F), 1, CFC_REG_CFC_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"CFC: parity status is not 0",
{NA, NA, ~0x2, 0, NA, NA} },
/*line 306*/{(0x1F), 1, CSDM_REG_CSDM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"CSDM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 307*/{(0x3), 1, DBG_REG_DBG_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"DBG: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 308*/{(0x1F), 1, DMAE_REG_DMAE_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"DMAE: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 309*/{(0x1F), 1, DORQ_REG_DORQ_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"DORQ: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 310*/{(0x1), 1, TCM_REG_TCM_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"TCM: parity status is not 0",
{NA, NA, ~0x3ffc0, 0, NA, NA} },
/*line 311*/{(0x1E), 1, TCM_REG_TCM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"TCM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 312*/{(0x1), 1, CCM_REG_CCM_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"CCM: parity status is not 0",
{NA, NA, ~0x3ffc0, 0, NA, NA} },
/*line 313*/{(0x1E), 1, CCM_REG_CCM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"CCM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 314*/{(0x1), 1, UCM_REG_UCM_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"UCM: parity status is not 0",
{NA, NA, ~0x3ffc0, 0, NA, NA} },
/*line 315*/{(0x1E), 1, UCM_REG_UCM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"UCM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 316*/{(0x1), 1, XCM_REG_XCM_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"XCM: parity status is not 0",
{NA, NA, ~0x3ffc0, 0, NA, NA} },
/*line 317*/{(0x1E), 1, XCM_REG_XCM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"XCM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 318*/{(0x1), 1, HC_REG_HC_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"HC: parity status is not 0",
{NA, NA, ~0x1, 0, NA, NA} },
/*line 319*/{(0x1), 1, MISC_REG_MISC_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"MISC: parity status is not 0",
{NA, NA, ~0x1, 0, NA, NA} },
/*line 320*/{(0x1F), 1, PRS_REG_PRS_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PRS: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 321*/{(0x1F), 1, PXP_REG_PXP_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 322*/{(0x1F), 1, QM_REG_QM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"QM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 323*/{(0x1), 1, SRC_REG_SRC_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"SRCH: parity status is not 0",
{NA, NA, ~0x4, 0, NA, NA} },
/*line 324*/{(0x1F), 1, TSDM_REG_TSDM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"TSDM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 325*/{(0x1F), 1, USDM_REG_USDM_PRTY_STS,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"USDM: parity status is not 0",
{NA, NA, ~0x20, 0, NA, NA} },
/*line 326*/{(0x1F), 1, XSDM_REG_XSDM_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"XSDM: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 327*/{(0x1F), 1, GRCBASE_XPB + PB_REG_PB_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"XPB: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 328*/{(0x1F), 1, GRCBASE_UPB + PB_REG_PB_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"UPB: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 329*/{(0x1F), 1, CSEM_REG_CSEM_PRTY_STS_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"CSEM: parity status 0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 330*/{(0x1), 1, PXP2_REG_PXP2_PRTY_STS_0,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PXP2: parity status 0 is not 0",
{NA, NA, ~0xfff40020, 0, NA, NA} },
/*line 331*/{(0x1E), 1, PXP2_REG_PXP2_PRTY_STS_0,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PXP2: parity status 0 is not 0",
{NA, NA, ~0x20, 0, NA, NA} },
/*line 332*/{(0x1F), 1, TSEM_REG_TSEM_PRTY_STS_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"TSEM: parity status 0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 333*/{(0x1F), 1, USEM_REG_USEM_PRTY_STS_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"USEM: parity status 0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 334*/{(0x1F), 1, XSEM_REG_XSEM_PRTY_STS_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"XSEM: parity status 0 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 335*/{(0x1F), 1, CSEM_REG_CSEM_PRTY_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"CSEM: parity status 1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 336*/{(0x1), 1, PXP2_REG_PXP2_PRTY_STS_1,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"PXP2: parity status 1 is not 0",
{NA, NA, ~0x20, 0, NA, NA} },
/*line 337*/{(0x1E), 1, PXP2_REG_PXP2_PRTY_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PXP2: parity status 1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 338*/{(0x1F), 1, TSEM_REG_TSEM_PRTY_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"TSEM: parity status 1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 339*/{(0x1F), 1, USEM_REG_USEM_PRTY_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"USEM: parity status 1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 340*/{(0x1F), 1, XSEM_REG_XSEM_PRTY_STS_1,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"XSEM: parity status 1 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 341*/{(0x1C), 1, PGLUE_B_REG_PGLUE_B_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGLUE_B: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 342*/{(0x2), 2, QM_REG_QTASKCTR_EXT_A_0,
NA, 64, 4, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Q_EXT_A (upper 64 queues), Queue is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 343*/{(0x2), 1, QM_REG_QSTATUS_LOW_EXT_A,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: QSTATUS_LOW_EXT_A is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 344*/{(0x2), 1, QM_REG_QSTATUS_HIGH_EXT_A,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: QSTATUS_HIGH_EXT_A is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 345*/{(0x1E), 1, QM_REG_PAUSESTATE2,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: PAUSESTATE2 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 346*/{(0x1E), 1, QM_REG_PAUSESTATE3,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: PAUSESTATE3 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 347*/{(0x2), 1, QM_REG_PAUSESTATE4,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: PAUSESTATE4 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 348*/{(0x2), 1, QM_REG_PAUSESTATE5,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: PAUSESTATE5 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 349*/{(0x2), 1, QM_REG_PAUSESTATE6,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: PAUSESTATE6 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 350*/{(0x2), 1, QM_REG_PAUSESTATE7,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"QM: PAUSESTATE7 is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 351*/{(0x2), 6, QM_REG_PTRTBL_EXT_A,
NA, 64, 8, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: read and write variables not equal in ext table",
{NA, NA, NA, NA, NA, NA} },
/*line 352*/{(0x1E), 1, MISC_REG_AEU_SYS_KILL_OCCURRED,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"MISC: system kill occurd;",
{NA, NA, 0, NA, NA, NA} },
/*line 353*/{(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_0,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"MISC: system kill occurd; status_0 register",
{NA, NA, 0, NA, NA, NA} },
/*line 354*/{(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"MISC: system kill occurd; status_1 register",
{NA, NA, 0, NA, NA, NA} },
/*line 355*/{(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_2,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"MISC: system kill occurd; status_2 register",
{NA, NA, 0, NA, NA, NA} },
/*line 356*/{(0x1E), 1, MISC_REG_AEU_SYS_KILL_STATUS_3,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"MISC: system kill occurd; status_3 register",
{NA, NA, 0, NA, NA, NA} },
/*line 357*/{(0x1E), 1, MISC_REG_PCIE_HOT_RESET,
NA, NA, NA, pneq,
NA, IDLE_CHK_WARNING,
"MISC: pcie_rst_b was asserted without perst assertion",
{NA, NA, 0, NA, NA, NA} },
/*line 358*/{(0x1F), 1, NIG_REG_NIG_INT_STS_0,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_ERROR,
"NIG: interrupt 0 is active",
{NA, NA, ~0x300, 0, NA, NA} },
/*line 359*/{(0x1F), 1, NIG_REG_NIG_INT_STS_0,
NA, NA, NA, peq,
NA, IDLE_CHK_WARNING,
"NIG: Access to BMAC while not active. If tested on FPGA, ignore this "
"warning",
{NA, NA, 0x300, NA, NA, NA} },
/*line 360*/{(0x1F), 1, NIG_REG_NIG_INT_STS_1,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_ERROR,
"NIG: interrupt 1 is active",
{NA, NA, 0x783FF0F, 0, NA, NA} },
/*line 361*/{(0x1F), 1, NIG_REG_NIG_INT_STS_1,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_WARNING,
"NIG: port cos was paused too long",
{NA, NA, ~0x783FF0F, 0, NA, NA} },
/*line 362*/{(0x2), 1, NIG_REG_NIG_PRTY_STS,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_ERROR,
"NIG: parity interrupt is active",
{NA, NA, ~0xFFC00000, 0, NA, NA} },
/*line 363*/{(0x1C), 1, NIG_REG_NIG_PRTY_STS_0,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_ERROR,
"NIG: parity 0 interrupt is active",
{NA, NA, ~0xFFC00000, 0, NA, NA} },
/*line 364*/{(0x4), 1, NIG_REG_NIG_PRTY_STS_1,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_ERROR,
"NIG: parity 1 interrupt is active",
{NA, NA, 0xff, 0, NA, NA} },
/*line 365*/{(0x18), 1, NIG_REG_NIG_PRTY_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"NIG: parity 1 interrupt is active",
{NA, NA, 0, NA, NA, NA} },
/*line 366*/{(0x1F), 1, TSEM_REG_TSEM_INT_STS_0,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_WARNING,
"TSEM: interrupt 0 is active",
{NA, NA, ~0x10000000, 0, NA, NA} },
/*line 367*/{(0x1F), 1, TSEM_REG_TSEM_INT_STS_0,
NA, NA, NA, peq,
NA, IDLE_CHK_WARNING,
"TSEM: interrupt 0 is active",
{NA, NA, 0x10000000, NA, NA, NA} },
/*line 368*/{(0x1F), 1, TSEM_REG_TSEM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"TSEM: interrupt 1 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 369*/{(0x1F), 1, CSEM_REG_CSEM_INT_STS_0,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_WARNING,
"CSEM: interrupt 0 is active",
{NA, NA, ~0x10000000, 0, NA, NA} },
/*line 370*/{(0x1F), 1, CSEM_REG_CSEM_INT_STS_0,
NA, NA, NA, peq,
NA, IDLE_CHK_WARNING,
"CSEM: interrupt 0 is active",
{NA, NA, 0x10000000, NA, NA, NA} },
/*line 371*/{(0x1F), 1, CSEM_REG_CSEM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"CSEM: interrupt 1 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 372*/{(0x1F), 1, USEM_REG_USEM_INT_STS_0,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_WARNING,
"USEM: interrupt 0 is active",
{NA, NA, ~0x10000000, 0, NA, NA} },
/*line 373*/{(0x1F), 1, USEM_REG_USEM_INT_STS_0,
NA, NA, NA, peq,
NA, IDLE_CHK_WARNING,
"USEM: interrupt 0 is active",
{NA, NA, 0x10000000, NA, NA, NA} },
/*line 374*/{(0x1F), 1, USEM_REG_USEM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"USEM: interrupt 1 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 375*/{(0x1F), 1, XSEM_REG_XSEM_INT_STS_0,
NA, NA, NA, pand_neq,
NA, IDLE_CHK_WARNING,
"XSEM: interrupt 0 is active",
{NA, NA, ~0x10000000, 0, NA, NA} },
/*line 376*/{(0x1F), 1, XSEM_REG_XSEM_INT_STS_0,
NA, NA, NA, peq,
NA, IDLE_CHK_WARNING,
"XSEM: interrupt 0 is active",
{NA, NA, 0x10000000, NA, NA, NA} },
/*line 377*/{(0x1F), 1, XSEM_REG_XSEM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"XSEM: interrupt 1 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 378*/{(0x1F), 1, TSDM_REG_TSDM_INT_STS_0,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"TSDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 379*/{(0x1F), 1, TSDM_REG_TSDM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"TSDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 380*/{(0x1F), 1, CSDM_REG_CSDM_INT_STS_0,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"CSDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 381*/{(0x1F), 1, CSDM_REG_CSDM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"CSDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 382*/{(0x1F), 1, USDM_REG_USDM_INT_STS_0,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"USDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 383*/{(0x1F), 1, USDM_REG_USDM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"USDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 384*/{(0x1F), 1, XSDM_REG_XSDM_INT_STS_0,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"XSDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 385*/{(0x1F), 1, XSDM_REG_XSDM_INT_STS_1,
NA, NA, NA, pneq,
NA, IDLE_CHK_ERROR,
"XSDM: interrupt 0 is active",
{NA, NA, 0, NA, NA, NA} },
/*line 386*/{(0x2), 1, HC_REG_HC_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"HC: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 387*/{(0x1E), 1, MISC_REG_MISC_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"MISC: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 388*/{(0x1E), 1, SRC_REG_SRC_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"SRCH: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 389*/{(0xC), 3, QM_REG_BYTECRD0,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 0 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 390*/{(0xC), 3, QM_REG_BYTECRD1,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 1 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 391*/{(0xC), 3, QM_REG_BYTECRD2,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 2 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 392*/{(0x1C), 1, QM_REG_VOQCRDERRREG,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"QM: VOQ credit error register is not 0 (VOQ credit "
"overflow/underflow)",
{NA, NA, 0xFFFF, 0, NA, NA} },
/*line 393*/{(0x1C), 1, QM_REG_BYTECRDERRREG,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"QM: Byte credit error register is not 0 (Byte credit "
"overflow/underflow)",
{NA, NA, 0xFFF, 0, NA, NA} },
/*line 394*/{(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_31_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: FLR request is set for VF addresses 31-0",
{NA, NA, 0, NA, NA, NA} },
/*line 395*/{(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_63_32,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: FLR request is set for VF addresses 63-32",
{NA, NA, 0, NA, NA, NA} },
/*line 396*/{(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_95_64,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: FLR request is set for VF addresses 95-64",
{NA, NA, 0, NA, NA, NA} },
/*line 397*/{(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_VF_127_96,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: FLR request is set for VF addresses 127-96",
{NA, NA, 0, NA, NA, NA} },
/*line 398*/{(0x1C), 1, PGLUE_B_REG_FLR_REQUEST_PF_7_0,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: FLR request is set for PF addresses 7-0",
{NA, NA, 0, NA, NA, NA} },
/*line 399*/{(0x1C), 1, PGLUE_B_REG_SR_IOV_DISABLED_REQUEST,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: SR-IOV disable request is set",
{NA, NA, 0, NA, NA, NA} },
/*line 400*/{(0x1C), 1, PGLUE_B_REG_CFG_SPACE_A_REQUEST,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: Cfg-Space A request is set",
{NA, NA, 0, NA, NA, NA} },
/*line 401*/{(0x1C), 1, PGLUE_B_REG_CFG_SPACE_B_REQUEST,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"PGL: Cfg-Space B request is set",
{NA, NA, 0, NA, NA, NA} },
/*line 402*/{(0x1C), 1, IGU_REG_ERROR_HANDLING_DATA_VALID,
NA, NA, 0, pneq,
NA, IDLE_CHK_WARNING,
"IGU: some unauthorized commands arrived to the IGU. Use igu_dump_fifo "
"utility for more details",
{NA, NA, 0, NA, NA, NA} },
/*line 403*/{(0x1C), 1, IGU_REG_ATTN_WRITE_DONE_PENDING,
NA, NA, NA, pneq,
NA, IDLE_CHK_WARNING,
"IGU attention message write done pending is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 404*/{(0x1C), 1, IGU_REG_WRITE_DONE_PENDING,
NA, 5, 4, pneq,
NA, IDLE_CHK_WARNING,
"IGU MSI/MSIX message write done pending is not empty",
{NA, NA, 0, NA, NA, NA} },
/*line 405*/{(0x1C), 1, IGU_REG_IGU_PRTY_STS,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"IGU: parity status is not 0",
{NA, NA, 0, NA, NA, NA} },
/*line 406*/{(0x1E), 3, MISC_REG_GRC_TIMEOUT_ATTN,
MISC_REG_AEU_AFTER_INVERT_4_FUNC_0, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"MISC_REG_GRC_TIMEOUT_ATTN: GRC timeout attention parameters (FUNC_0)",
{NA, NA, 0x4000000, 0, NA, NA} },
/*line 407*/{(0x1C), 3, MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID,
MISC_REG_AEU_AFTER_INVERT_4_FUNC_0, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID: GRC timeout attention FID "
"(FUNC_0)",
{NA, NA, 0x4000000, 0, NA, NA} },
/*line 408*/{(0x1E), 3, MISC_REG_GRC_TIMEOUT_ATTN,
MISC_REG_AEU_AFTER_INVERT_4_FUNC_1, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"MISC_REG_GRC_TIMEOUT_ATTN: GRC timeout attention parameters (FUNC_1)",
{NA, NA, 0x4000000, 0, NA, NA} },
/*line 409*/{(0x1C), 3, MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID,
MISC_REG_AEU_AFTER_INVERT_4_FUNC_1, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID: GRC timeout attention FID "
"(FUNC_1)",
{NA, NA, 0x4000000, 0, NA, NA} },
/*line 410*/{(0x1E), 3, MISC_REG_GRC_TIMEOUT_ATTN,
MISC_REG_AEU_AFTER_INVERT_4_MCP, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"MISC_REG_GRC_TIMEOUT_ATTN: GRC timeout attention parameters (MCP)",
{NA, NA, 0x4000000, 0, NA, NA} },
/*line 411*/{(0x1C), 3, MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID,
MISC_REG_AEU_AFTER_INVERT_4_MCP, 1, 0, pand_neq,
NA, IDLE_CHK_ERROR,
"MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID: GRC timeout attention FID (MCP)",
{NA, NA, 0x4000000, 0, NA, NA} },
/*line 412*/{(0x1C), 1, IGU_REG_SILENT_DROP,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"Some messages were not executed in the IGU",
{NA, NA, 0, NA, NA, NA} },
/*line 413*/{(0x1C), 1, PXP2_REG_PSWRQ_BW_CREDIT,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR,
"PXP2: rq_read_credit and rq_write_credit are not 5",
{NA, NA, 0x2D, NA, NA, NA} },
/*line 414*/{(0x1C), 1, IGU_REG_SB_CTRL_FSM,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"IGU: block is not in idle. SB_CTRL_FSM should be zero in idle state",
{NA, NA, 0, NA, NA, NA} },
/*line 415*/{(0x1C), 1, IGU_REG_INT_HANDLE_FSM,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"IGU: block is not in idle. INT_HANDLE_FSM should be zero in idle "
"state",
{NA, NA, 0, NA, NA, NA} },
/*line 416*/{(0x1C), 1, IGU_REG_ATTN_FSM,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"IGU: block is not in idle. SB_ATTN_FSMshould be zeroor two in idle "
"state",
{NA, NA, ~0x2, 0, NA, NA} },
/*line 417*/{(0x1C), 1, IGU_REG_CTRL_FSM,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"IGU: block is not in idle. SB_CTRL_FSM should be zero in idle state",
{NA, NA, ~0x1, 0, NA, NA} },
/*line 418*/{(0x1C), 1, IGU_REG_PXP_ARB_FSM,
NA, 1, 0, pand_neq,
NA, IDLE_CHK_WARNING,
"IGU: block is not in idle. SB_ARB_FSM should be zero in idle state",
{NA, NA, ~0x1, 0, NA, NA} },
/*line 419*/{(0x1C), 1, IGU_REG_PENDING_BITS_STATUS,
NA, 5, 4, pneq,
NA, IDLE_CHK_WARNING,
"IGU: block is not in idle. There are pending write done",
{NA, NA, 0, NA, NA, NA} },
/*line 420*/{(0x10), 3, QM_REG_VOQCREDIT_0,
QM_REG_VOQINITCREDIT_0, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_0, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 421*/{(0x10), 3, QM_REG_VOQCREDIT_1,
QM_REG_VOQINITCREDIT_1, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_1, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 422*/{(0x10), 3, QM_REG_VOQCREDIT_2,
QM_REG_VOQINITCREDIT_2, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_2, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 423*/{(0x10), 3, QM_REG_VOQCREDIT_3,
QM_REG_VOQINITCREDIT_3, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_3, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 424*/{(0x10), 3, QM_REG_VOQCREDIT_4,
QM_REG_VOQINITCREDIT_4, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_4, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 425*/{(0x10), 3, QM_REG_VOQCREDIT_5,
QM_REG_VOQINITCREDIT_5, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_5, VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 426*/{(0x10), 3, QM_REG_VOQCREDIT_6,
QM_REG_VOQINITCREDIT_6, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: VOQ_6 (LB VOQ), VOQ credit is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 427*/{(0x10), 3, QM_REG_BYTECRD0,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 0 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 428*/{(0x10), 3, QM_REG_BYTECRD1,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 1 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 429*/{(0x10), 3, QM_REG_BYTECRD2,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 2 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 430*/{(0x10), 3, QM_REG_BYTECRD3,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 3 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 431*/{(0x10), 3, QM_REG_BYTECRD4,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 4 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 432*/{(0x10), 3, QM_REG_BYTECRD5,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 5 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 433*/{(0x10), 3, QM_REG_BYTECRD6,
QM_REG_BYTECRDINITVAL, 1, 0, pneq_r2,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"QM: Byte credit 6 is not equal to initial credit",
{NA, NA, NA, NA, NA, NA} },
/*line 434*/{(0x10), 1, QM_REG_FWVOQ0TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq0 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 435*/{(0x10), 1, QM_REG_FWVOQ1TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq1 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 436*/{(0x10), 1, QM_REG_FWVOQ2TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq2 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 437*/{(0x10), 1, QM_REG_FWVOQ3TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq3 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 438*/{(0x10), 1, QM_REG_FWVOQ4TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq4 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 439*/{(0x10), 1, QM_REG_FWVOQ5TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq5 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 440*/{(0x10), 1, QM_REG_FWVOQ6TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq6 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 441*/{(0x10), 1, QM_REG_FWVOQ7TOHWVOQ,
NA, 1, 0, peq,
NA, IDLE_CHK_ERROR,
"QM: FwVoq7 is mapped to HwVoq7 (non-TX HwVoq)",
{NA, NA, 0x7, NA, NA, NA} },
/*line 442*/{(0x1F), 1, NIG_REG_INGRESS_EOP_PORT0_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 0 EOP FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 443*/{(0x1F), 1, NIG_REG_INGRESS_EOP_PORT1_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 1 EOP FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 444*/{(0x1F), 1, NIG_REG_INGRESS_EOP_LB_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: LB EOP FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 445*/{(0x1F), 1, NIG_REG_INGRESS_RMP0_DSCR_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 0 RX MCP descriptor FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 446*/{(0x1F), 1, NIG_REG_INGRESS_RMP1_DSCR_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 1 RX MCP descriptor FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 447*/{(0x1F), 1, NIG_REG_INGRESS_LB_PBF_DELAY_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF LB FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 448*/{(0x1F), 1, NIG_REG_EGRESS_MNG0_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 0 TX MCP FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 449*/{(0x1F), 1, NIG_REG_EGRESS_MNG1_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 1 TX MCP FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 450*/{(0x1F), 1, NIG_REG_EGRESS_DEBUG_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Debug FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 451*/{(0x1F), 1, NIG_REG_EGRESS_DELAY0_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF IF0 FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 452*/{(0x1F), 1, NIG_REG_EGRESS_DELAY1_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF IF1 FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 453*/{(0x1F), 1, NIG_REG_LLH0_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 0 RX LLH FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 454*/{(0x1F), 1, NIG_REG_LLH1_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 1 RX LLH FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 455*/{(0x1C), 1, NIG_REG_P0_TX_MNG_HOST_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 0 TX MCP FIFO for traffic going to the host is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 456*/{(0x1C), 1, NIG_REG_P1_TX_MNG_HOST_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 1 TX MCP FIFO for traffic going to the host is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 457*/{(0x1C), 1, NIG_REG_P0_TLLH_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 0 TX LLH FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 458*/{(0x1C), 1, NIG_REG_P1_TLLH_FIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 1 TX LLH FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 459*/{(0x1C), 1, NIG_REG_P0_HBUF_DSCR_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 0 RX MCP descriptor FIFO for traffic from the host is not "
"empty",
{NA, NA, 1, NA, NA, NA} },
/*line 460*/{(0x1C), 1, NIG_REG_P1_HBUF_DSCR_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_WARNING,
"NIG: Port 1 RX MCP descriptor FIFO for traffic from the host is not "
"empty",
{NA, NA, 1, NA, NA, NA} },
/*line 461*/{(0x18), 1, NIG_REG_P0_RX_MACFIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 0 RX MAC interface FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 462*/{(0x18), 1, NIG_REG_P1_RX_MACFIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 1 RX MAC interface FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 463*/{(0x18), 1, NIG_REG_P0_TX_MACFIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 0 TX MAC interface FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 464*/{(0x18), 1, NIG_REG_P1_TX_MACFIFO_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: Port 1 TX MAC interface FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 465*/{(0x10), 1, NIG_REG_EGRESS_DELAY2_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF IF2 FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 466*/{(0x10), 1, NIG_REG_EGRESS_DELAY3_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF IF3 FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 467*/{(0x10), 1, NIG_REG_EGRESS_DELAY4_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF IF4 FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
/*line 468*/{(0x10), 1, NIG_REG_EGRESS_DELAY5_EMPTY,
NA, 1, 0, pneq,
NA, IDLE_CHK_ERROR_NO_TRAFFIC,
"NIG: PBF IF5 FIFO is not empty",
{NA, NA, 1, NA, NA, NA} },
};
/* self test procedure
* scan auto-generated database
* for each line:
* 1. compare chip mask
* 2. determine type (according to maro number)
* 3. read registers
* 4. call predicate
* 5. collate results and statistics
*/
int bnx2x_idle_chk(struct bnx2x *bp)
{
u16 i; /* loop counter */
u16 st_ind; /* self test database access index */
struct st_record rec; /* current record variable */
char message[MAX_FAIL_MSG]; /* message to log */
/*init stats*/
idle_chk_errors = 0;
idle_chk_warnings = 0;
/*create masks for all chip types*/
is_e1 = CHIP_IS_E1(bp);
is_e1h = CHIP_IS_E1H(bp);
is_e2 = CHIP_IS_E2(bp);
is_e3a0 = CHIP_IS_E3A0(bp);
is_e3b0 = CHIP_IS_E3B0(bp);
/*database main loop*/
for (st_ind = 0; st_ind < ST_DB_LINES; st_ind++) {
rec = st_database[st_ind];
/*check if test applies to chip*/
if (!((rec.chip_mask & IDLE_CHK_E1) && is_e1) &&
!((rec.chip_mask & IDLE_CHK_E1H) && is_e1h) &&
!((rec.chip_mask & IDLE_CHK_E2) && is_e2) &&
!((rec.chip_mask & IDLE_CHK_E3A0) && is_e3a0) &&
!((rec.chip_mask & IDLE_CHK_E3B0) && is_e3b0))
continue;
/* identify macro */
switch (rec.macro) {
case 1:
/* read single reg and call predicate */
rec.pred_args.val1 = REG_RD(bp, rec.reg1);
DP(BNX2X_MSG_IDLE, "mac1 add %x\n", rec.reg1);
if (rec.predicate(&rec.pred_args)) {
snprintf(message, sizeof(message),
"%s.Value is 0x%x\n", rec.failMsg,
rec.pred_args.val1);
bnx2x_self_test_log(bp, rec.severity, message);
}
break;
case 2:
/* read repeatedly starting from reg1 and call
* predicate after each read
*/
for (i = 0; i < rec.loop; i++) {
rec.pred_args.val1 =
REG_RD(bp, rec.reg1 + i * rec.incr);
DP(BNX2X_MSG_IDLE, "mac2 add %x\n", rec.reg1);
if (rec.predicate(&rec.pred_args)) {
snprintf(message, sizeof(message),
"%s. Value is 0x%x in "
"loop %d\n",
rec.failMsg,
rec.pred_args.val1, i);
bnx2x_self_test_log(bp, rec.severity,
message);
}
}
break;
case 3:
/* read two regs and call predicate */
rec.pred_args.val1 = REG_RD(bp, rec.reg1);
rec.pred_args.val2 = REG_RD(bp, rec.reg2);
DP(BNX2X_MSG_IDLE, "mac3 add1 %x add2 %x\n",
rec.reg1, rec.reg2);
if (rec.predicate(&rec.pred_args)) {
snprintf(message, sizeof(message),
"%s. Values are 0x%x 0x%x\n",
rec.failMsg, rec.pred_args.val1,
rec.pred_args.val2);
bnx2x_self_test_log(bp, rec.severity, message);
}
break;
case 4:
/*unused to-date*/
for (i = 0; i < rec.loop; i++) {
rec.pred_args.val1 =
REG_RD(bp, rec.reg1 + i * rec.incr);
rec.pred_args.val2 =
(REG_RD(bp,
rec.reg2 + i * rec.incr))>>1;
if (rec.predicate(&rec.pred_args)) {
snprintf(message, sizeof(message),
"%s. Values are 0x%x 0x%x in "
"loop %d\n", rec.failMsg,
rec.pred_args.val1,
rec.pred_args.val2, i);
bnx2x_self_test_log(bp, rec.severity,
message);
}
}
break;
case 5:
/* compare two regs, pending
* the value of a condition reg
*/
rec.pred_args.val1 = REG_RD(bp, rec.reg1);
rec.pred_args.val2 = REG_RD(bp, rec.reg2);
DP(BNX2X_MSG_IDLE, "mac3 add1 %x add2 %x add3 %x\n",
rec.reg1, rec.reg2, rec.reg3);
if (REG_RD(bp, rec.reg3) != 0) {
if (rec.predicate(&rec.pred_args)) {
snprintf(message, sizeof(message),
"%s. Values are 0x%x 0x%x\n",
rec.failMsg, rec.pred_args.val1,
rec.pred_args.val2);
bnx2x_self_test_log(bp, rec.severity,
message);
}
}
break;
case 6:
/* compare read and write pointers
* and read and write banks in QM
*/
bnx2x_idle_chk6(bp, &rec, message);
break;
case 7:
/*compare cfc info cam with cid cam*/
bnx2x_idle_chk7(bp, &rec, message);
break;
default:
DP(BNX2X_MSG_IDLE, "unknown macro in self "
"test data base. macro %d line %d", rec.macro, st_ind);
}
}
/* abort if interface is not running */
if (!netif_running(bp->dev))
return idle_chk_errors;
/* return value accorindg to statistics */
if (idle_chk_errors == 0) {
DP(BNX2X_MSG_IDLE, "completed successfully "
"(logged %d warnings)\n", idle_chk_warnings);
} else {
BNX2X_ERR("failed (with %d errors, %d warnings)\n",
idle_chk_errors, idle_chk_warnings);
}
return idle_chk_errors;
}
|