Files
@ bd21c8aa7237
Branch filter:
Location: vmkdrivers/vmkdrivers/src_9/drivers/scsi/aacraid2/csmi.h
bd21c8aa7237
9.0 KiB
text/x-chdr
ESXi-6.0.0b
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 | /*
* Adaptec AAC series RAID controller driver
* (c) Copyright 2004-2007 Adaptec, Inc
*
* Copyright (c) 2004-2007 Adaptec, Inc. (aacraid@adaptec.com)
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; see the file COPYING. If not, write to
* the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
*
* Module Name:
* csmi.h
*
* Abstract: All CSMI IOCTL definitions are here
*/
/*
* This file is based on the following CSMI revision
*/
#define CSMI_MAJOR_REVISION 0
#define CSMI_MINOR_REVISION 82
/*
* IoctlHeader.ReturnCode
*/
#define CSMI_SAS_STATUS_SUCCESS 0
#define CSMI_SAS_STATUS_FAILED 1
#define CSMI_SAS_STATUS_BAD_CNTL_CODE 2
#define CSMI_SAS_STATUS_INVALID_PARAMETER 3
#define CSMI_SAS_PHY_INFO_NOT_CHANGEABLE 2000
#define CSMI_SAS_NO_SATA_DEVICE 2009
/*
* Status.uStatus
*/
#define CSMI_SAS_CNTLR_STATUS_GOOD 1
#define CSMI_SAS_CNTLR_STATUS_FAILED 2
#define CSMI_SAS_CNTLR_STATUS_OFFLINE 3
/*
* Status.uOfflineReason
*/
#define CSMI_SAS_OFFLINE_REASON_NO_REASON 0
/*
* IoctlHeader.ControlCode
*/
#define CSMI_SAS_RAID_SET_OUT_OF_RANGE 1000
/*
* Parameters.uFlags
*/
#define CSMI_SAS_STP_READ 0x00000001
#define CSMI_SAS_STP_DMA 0x00000020
#define CSMI_SAS_STP_DMA_QUEUED 0x00000080
#define CSMI_SAS_STP_RESET_DEVICE 0x00000200
/*
* Status.bConnectionStatus
*/
#define CSMI_SAS_OPEN_ACCEPT 0
/*
* Configuration.bIoBusType
*/
#define CSMI_SAS_BUS_TYPE_PCI 3
/*
* Configuration.bControllerClass
*/
#define CSMI_SAS_CNTLR_CLASS_HBA 5
/*
* Configuration.uControllerFlags
*/
#define CSMI_SAS_CNTLR_SAS_HBA 0x00000001
#define CSMI_SAS_CNTLR_SAS_RAID 0x00000002
#define CSMI_SAS_CNTLR_SATA_HBA 0x00000004
#define CSMI_SAS_CNTLR_SATA_RAID 0x00000008
/*
* Configuration.usSlotNumber
*/
#define SLOT_NUMBER_UNKNOWN 0xFFFF
/*
* CSMI ioctl commands
*/
/* #define CSMI_ALL_SIGNATURE "CSMIALL" */
#define CC_CSMI_SAS_GET_DRIVER_INFO 0xCC770001
#define CC_CSMI_SAS_GET_CNTLR_CONFIG 0xCC770002
#define CC_CSMI_SAS_GET_CNTLR_STATUS 0xCC770003
#define CC_CSMI_SAS_FIRMWARE_DOWNLOAD 0xCC770004
/* #define CSMI_RAID_SIGNATURE "CSMIARY" */
#define CC_CSMI_SAS_GET_RAID_INFO 0xCC77000A
#define CC_CSMI_SAS_GET_RAID_CONFIG 0xCC77000B
/* #define CSMI_SAS_SIGNATURE "CSMISAS" */
#define CC_CSMI_SAS_GET_PHY_INFO 0xCC770014
#define CC_CSMI_SAS_SET_PHY_INFO 0xCC770015
#define CC_CSMI_SAS_GET_LINK_ERRORS 0xCC770016
#define CC_CSMI_SAS_SSP_PASSTHRU 0xCC770017
#define CC_CSMI_SAS_SMP_PASSTHRU 0xCC770018
#define CC_CSMI_SAS_STP_PASSTHRU 0xCC770019
#define CC_CSMI_SAS_GET_SATA_SIGNATURE 0xCC770020
#define CC_CSMI_SAS_GET_SCSI_ADDRESS 0xCC770021
#define CC_CSMI_SAS_GET_DEVICE_ADDRESS 0xCC770022
#define CC_CSMI_SAS_TASK_MANAGEMENT 0xCC770023
#define CC_CSMI_SAS_GET_CONNECTOR_INFO 0xCC770024
/* #define CSMI_PHY_SIGNATURE "CSMIPHY" */
#define CC_CSMI_SAS_PHY_CONTROL 0xCC77003C
typedef struct {
u32 IOControllerNumber;
u32 Length;
u32 ReturnCode;
u32 Timeout;
u16 Direction;
#ifdef CSMI_8_BYTE_ALIGNED
u16 Reserved[3];
#endif
} IOCTL_HEADER;
typedef IOCTL_HEADER *PIOCTL_HEADER;
/* CC_CSMI_SAS_GET_DRIVER_INFO */
typedef struct {
u8 szName[81];
u8 szDescription[81];
u16 usMajorRevision;
u16 usMinorRevision;
u16 usBuildRevision;
u16 usReleaseRevision;
u16 usCSMIMajorRevision;
u16 usCSMIMinorRevision;
#ifdef CSMI_8_BYTE_ALIGNED
u16 usReserved;
#endif
} CSMI_SAS_DRIVER_INFO;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_DRIVER_INFO Information;
} CSMI_SAS_DRIVER_INFO_BUFFER;
typedef CSMI_SAS_DRIVER_INFO_BUFFER * PCSMI_SAS_DRIVER_INFO_BUFFER;
/* CC_CSMI_SAS_GET_CNTLR_CONFIG */
typedef struct {
u8 bBusNumber;
u8 bDeviceNumber;
u8 bFunctionNumber;
u8 bReserved;
} CSMI_SAS_PCI_BUS_ADDRESS;
typedef union {
CSMI_SAS_PCI_BUS_ADDRESS PciAddress;
u8 bReserved[32];
} CSMI_SAS_IO_BUS_ADDRESS;
typedef struct {
u32 uBaseIoAddress;
#ifdef CSMI_8_BYTE_ALIGNED
u32 uReserved;
#endif
struct {
u32 uLowPart;
u32 uHighPart;
} BaseMemoryAddress;
u32 uBoardID;
u16 usSlotNumber;
u8 bControllerClass;
u8 bIoBusType;
CSMI_SAS_IO_BUS_ADDRESS BusAddress;
u8 szSerialNumber[81];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserve;
#endif
u16 usMajorRevision;
u16 usMinorRevision;
u16 usBuildRevision;
u16 usReleaseRevision;
u16 usBIOSMajorRevision;
u16 usBIOSMinorRevision;
u16 usBIOSBuildRevision;
u16 usBIOSReleaseRevision;
#ifdef CSMI_8_BYTE_ALIGNED
u16 usReserved;
#endif
u32 uControllerFlags;
u16 usRromMajorRevision;
u16 usRromMinorRevision;
u16 usRromBuildRevision;
u16 usRromReleaseRevision;
u16 usRromBIOSMajorRevision;
u16 usRromBIOSMinorRevision;
u16 usRromBIOSBuildRevision;
u16 usRromBIOSReleaseRevision;
u8 bReserved[7];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserved1;
#endif
} CSMI_SAS_CNTLR_CONFIG;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_CNTLR_CONFIG Configuration;
} CSMI_SAS_CNTLR_CONFIG_BUFFER;
typedef CSMI_SAS_CNTLR_CONFIG_BUFFER * PCSMI_SAS_CNTLR_CONFIG_BUFFER;
/* CC_CSMI_SAS_GET_CNTLR_STATUS */
typedef struct {
u32 uStatus;
u32 uOfflineReason;
u8 bReserved[28];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserved[4];
#endif
} CSMI_SAS_CNTLR_STATUS;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_CNTLR_STATUS Status;
} CSMI_SAS_CNTLR_STATUS_BUFFER;
typedef CSMI_SAS_CNTLR_STATUS_BUFFER * PCSMI_SAS_CNTLR_STATUS_BUFFER;
/* CC_CSMI_SAS_GET_SATA_SIGNATURE */
typedef struct {
u8 pPhyIdentifier;
u8 bReserved[3];
u8 bSignatureFIS[20];
} CSMI_SAS_SATA_SIGNATURE;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_SATA_SIGNATURE Signature;
} CSMI_SAS_SATA_SIGNATURE_BUFFER;
typedef CSMI_SAS_SATA_SIGNATURE_BUFFER * PCSMI_SAS_SATA_SIGNATURE_BUFFER;
/* CC_CSMI_SAS_GET_RAID_INFO */
typedef struct {
u32 uNumRaidSets;
u32 uMaxDrivesPerSet;
u8 bReserved[92];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserved1[4];
#endif
} CSMI_SAS_RAID_INFO;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_RAID_INFO Information;
} CSMI_SAS_RAID_INFO_BUFFER;
typedef CSMI_SAS_RAID_INFO_BUFFER * PCSMI_SAS_RAID_INFO_BUFFER;
/* CC_CSMI_SAS_GET_RAID_CONFIG */
typedef struct {
u8 bModel[40];
u8 bFirmware[8];
u8 bSerialNumber[40];
u8 bSASAddress[8];
u8 bSASLun[8];
u8 bDriveStatus;
u8 bDriveUsage;
u8 bReserved[30];
} CSMI_SAS_RAID_DRIVES;
typedef struct {
u32 uRaidSetIndex;
u32 uCapacity;
u32 uStripeSize;
u8 bRaidType;
u8 bStatus;
u8 bInformation;
u8 bDriveCount;
u8 bReserved[20];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserved1[4];
#endif
CSMI_SAS_RAID_DRIVES Drives[1];
} CSMI_SAS_RAID_CONFIG;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_RAID_CONFIG Configuration;
} CSMI_SAS_RAID_CONFIG_BUFFER;
typedef CSMI_SAS_RAID_CONFIG_BUFFER * PCSMI_SAS_RAID_CONFIG_BUFFER;
/* CC_CSMI_SAS_GET_PHY_INFO */
typedef struct {
u8 bDeviceType;
u8 bRestricted;
u8 bInitiatorPortProtocol;
u8 bTargetPortProtocol;
u8 bRestricted2[8];
u8 bSASAddress[8];
u8 bPhyIdentifier;
u8 bSignalClass;
u8 bReserved[6];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserved1[4];
#endif
} CSMI_SAS_IDENTIFY;
typedef struct {
CSMI_SAS_IDENTIFY Identify;
u8 bPortIdentifier;
u8 bNegotiatedLinkRate;
u8 bMinimumLinkRate;
u8 bMaximumLinkRate;
u8 bPhyChangeCount;
u8 bAutoDiscover;
u8 bReserved[2];
CSMI_SAS_IDENTIFY Attached;
} CSMI_SAS_PHY_ENTITY;
typedef struct {
u8 bNumberofPhys;
u8 bReserved[3];
#ifdef CSMI_8_BYTE_ALIGNED
u8 bReserved1[4];
#endif
CSMI_SAS_PHY_ENTITY Phy[32];
} CSMI_SAS_PHY_INFO;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_PHY_INFO Information;
} CSMI_SAS_PHY_INFO_BUFFER;
typedef CSMI_SAS_PHY_INFO_BUFFER * PCSMI_SAS_PHY_INFO_BUFFER;
/* CC_CSMI_SAS_SET_PHY_INFO */
typedef struct {
u8 bPhyIdentifier;
u8 bNegotiatedLinkRate;
u8 bProgrammedMinimumLinkRate;
u8 bProgrammedMaximumLinkRate;
u8 bSignalClass;
u8 bReserved[3];
} CSMI_SAS_SET_PHY_INFO;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_SET_PHY_INFO Information;
} CSMI_SAS_SET_PHY_INFO_BUFFER;
typedef CSMI_SAS_SET_PHY_INFO_BUFFER * PCSMI_SAS_SET_PHY_INFO_BUFFER;
/* CC_CSMI_SAS_STP_PASSTHRU */
typedef struct {
u8 bPhyIdentifier;
u8 bPortIdentifier;
u8 bConnectionRate;
u8 bReserved;
u8 bDestinationSASAddress[8];
u8 bReserved2[4];
u8 bCommandFIS[20];
u32 uFlags;
u32 uDataLength;
#ifdef CSMI_8_BYTE_ALIGNED
u32 uReserved;
#endif
} CSMI_SAS_STP_PASSTHRU;
typedef struct {
u8 bConnectionStatus;
u8 bReserved[3];
u8 bStatusFIS[20];
u32 uSCR[16];
u32 uDataBytes;
#ifdef CSMI_8_BYTE_ALIGNED
u32 uReserved;
#endif
} CSMI_SAS_STP_PASSTHRU_STATUS;
typedef struct {
IOCTL_HEADER IoctlHeader;
CSMI_SAS_STP_PASSTHRU Parameters;
CSMI_SAS_STP_PASSTHRU_STATUS Status;
u8 bDataBuffer[1];
} CSMI_SAS_STP_PASSTHRU_BUFFER;
typedef CSMI_SAS_STP_PASSTHRU_BUFFER * PCSMI_SAS_STP_PASSTHRU_BUFFER;
int aac_csmi_ioctl(struct aac_dev *, int, void __user *);
|